An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture
نویسندگان
چکیده
منابع مشابه
FPGA-Based Prototyping and Emulation Framework
The FPGA-Based Prototyping and Emulation Framework, which the researchers developed as part of WP8, can be integrated in the early design process of NoC-based MPSoC architectures. The framework was used to emulate the operation of the MPSoCs developed as part of the project (QAM MPSoC, etc...). The framework consists of a cycle-accurate, high-level NoC simulator and a library of synthesizable h...
متن کاملLarge-Scale Quantum Computing Emulation Based on Unitary Macro-Operations
Yosuke Goto and Minoru Fujishima School of Frontier Sciences, The University of Tokyo 5-1-5-703 Kashiwanoha, Kashiwa 277-8561, Japan Phone: +81-4-7136-3846 E-mail: fuji@ k.u-tokyo.ac.jp
متن کاملFPGA-Based Architecture for Computing Testors
Irreducible testors (also named typical testors) are a useful tool for feature selection in supervised classification problems with mixed incomplete data. However, the complexity of computing all irreducible testors of a training matrix has an exponential growth with respect to the number of columns in the matrix. For this reason different approaches like heuristic algorithms, parallel and dist...
متن کاملArchitectural Exploration of MPSoC Designs Based on an FPGA Emulation Framework
With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor System-On-Chip (MPSoC) architectures have become widespread. These new systems are very complex to design as they must execute multiple complex real-time applications (e.g. video processing, or videogames), while meeting several additional design constraints (e.g. energy consump...
متن کاملFast FPGA-based pipelined digit-serial/parallel multipliers
In this paper fast pipelined digit-serial/parallel multipliers are proposed. The conventional digit-serial/parallel multipliers and their pipelined versions are presented. Every structure has been implemented on FPGA and the results are given. These results have been analysed and it is detected that the pipelined ones do not have the throughput improvement expected because of a logic depth incr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2016
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2016/5718124